Difference between revisions of "USA/HDCVI/DVR/Ultra/X58A3S"
| Line 12: | Line 12: | ||
|{{Template:Product_QSG_Template}} | |{{Template:Product_QSG_Template}} | ||
|{{Template:Product_Manual_Template}} | |{{Template:Product_Manual_Template}} | ||
| − | |{{Template: | + | |{{Template:DH_HCVR8xxx}} |
|- | |- | ||
|} | |} | ||
| Line 47: | Line 47: | ||
</gallery> | </gallery> | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
===HD-CVI Tech=== | ===HD-CVI Tech=== | ||
{| class="wikitable" | {| class="wikitable" | ||
Revision as of 19:34, 3 March 2020
X58A3S
| Specifications | Quick Start Guide | Manual | Firmware |
|---|---|---|---|
| Coming Soon |
Coming Soon |
Coming Soon |
Build Date: 11-01-2019
|
Features
- Embedded Intel Multi-core Processor
- Dual-stream Video Recording
- Smart H.264+ Video Compression (Smart H.265+ IP Camera Compatibility)
- Auto-detect and Auto-configuration of HDCVI, AHD, CVBS, TVI, IP cameras
- 16+48 IP Camera Channels, each channel up to 12 MP
- Maximum 256 Mbps Incoming Bandwidth, 384 Mbps Forwarding Bandwidth
- Smart Search and Intelligent Video System
- Supports HDCVI/CVBS Loop Out
Images
Front Panel
Back Panel
Box Contents
Compression
HD-CVI Tech
| Firmware Version | |
| Smart IPC (Front-end Intelligent) | Yes |
| Smart 2.0 | Yes |
| VQA | Yes |
| Back-end Intelligent | |
| IVS | Yes |
| Face Detection | Yes |
| People Counting | Yes |
| Smart Tracking | Yes |
| HDCVI 4MP Fisheye preview | Yes |
| Fisheye dewarp | |
| Local | Yes |
| Web | Yes |
| SmartPSS | Yes |
| Smart264 Encode | Yes |
| Smart265 Encode | No |
| Smart265 Decode | Yes for H.265 IPC |
